

2009 International Workshop on Multi-Core Computing Systems (MuCoCoS'09)



Fukuoka, Japan, March 16-19, 2009, in conjunction with CISIS'09

Workshop Co-chairs

- **Leonard Barolli**, Fukuoka Institute of Technology, Japan
- **Sabri Pilana**, University of Vienna, Austria
- **Fatos Xhafa**, Polytechnic University of Catalonia, Spain

Program Committee

- **Siegfried Benkner**, University of Vienna, Austria
- **François Bodin**, CAPS Entreprise, France
- **Martti Forsell**, VTT, Finland
- **Michael Gschwind**, IBM T.J. Watson Research Center, USA
- **Eleni Karatza**, Aristotle University of Thessaloniki, Greece
- **Christoph Kessler**, Linköping University, Sweden
- **Keqiu Li**, Dalian University of Technology, China
- **Pierre Michaud**, IRISA/INRIA, France
- **Bernd Mohr**, Research Centre Jülich, Germany
- **Lasse Natvig**, Norwegian University of Science and Technology, Norway
- **Ian Rogers**, University of Manchester, UK
- **Mitsuhisa Sato**, University of Tsukuba, Japan
- **Dilma M. da Silva**, IBM T.J. Watson Research Center, USA
- **Leonel Sousa**, Technical University of Lisbon, Portugal
- **Jie Tao**, University of Karlsruhe, Germany
- **Osamu Tatebe**, University of Tsukuba, Japan
- **Walter F. Tichy**, University of Karlsruhe, Germany
- **Jesper Larsson Traeff**, NEC Laboratories Europe, NEC Europe Ltd, Germany
- **Roland Wismüller**, University of Siegen, Germany

Contact Person

Sabri Pilana
University of Vienna, Austria
T. +43 1 4277 39411
F. +43 1 4277 9394
<pillana [at] par.univie.ac.at>
<<http://www.par.univie.ac.at/~pillana/>>

Context

The improvement of the processor performance by increasing the clock rate has reached its technological limits. Increasing the number of processor cores rather than clock rate can give better performance and reduce problems like energy consumption, heat dissipation and design complexity. We are witnessing the emergence of multi-core processors in all markets from laptops and game consoles to servers and supercomputers.

Topics of Interest

The topics of the workshop include but are not limited to:

- :: multi-core architectures
- :: interconnection networks
- :: multi-core embedded systems
- :: programming languages and models
- :: algorithms for multi-core computing systems
- :: applications for multi-core systems
- :: performance modeling and evaluation of multi-core systems
- :: design space exploration
- :: resource usage optimization
- :: tool-support for multi-core systems
- :: compilers, runtime and operating systems

Submission Guidelines

- The papers should be prepared using the IEEE CS format, and no longer than 6 pages. Submitted papers will be carefully evaluated based on originality, significance to workshop topics, technical soundness, and presentation quality.
- Submission of the paper implies that should the paper be accepted, at least one of the authors will register and present the paper at the workshop. Proceedings of the workshop will be published by IEEE Computer Society Press. The best papers presented at the workshop will be selected for publication in an international journal.
- The papers should be submitted electronically via CISIS'09 website.

Important Dates

- Submission: October 17, 2008
- Notification: November 21, 2008
- Final version of the paper: December 15, 2008
- Workshop: March 16-19, 2009